A modified Schottky-contact gated-four-probe structure was applied to study the stability of the hydrogenated and deuterated amorphous silicon (a-Si:D) thin-film transistors under various bias conditions. It was found that after 10 V bias stress, the density of gap states generated in both the upper and lower part of the mobility gap of deuterated amorphous silicon is two to twenty times less than those of hydrogenated silicon. Besides, less density of states at the lower part of mobility gap of a-Si:D is generated after 20, Ϫ10, and Ϫ20 V bias stress.
I. INTRODUCTION
Recently, the hydrogenated amorphous silicon (a-Si:H) thin-film transistors ͑TFTs͒ have been studied extensively since they have widespread applications such as liquidcrystal displays. One of the interesting stability issues in a-Si:H is using deuterium to replace hydrogen. Several reports [1] [2] [3] [4] [5] [6] [7] suggest that replacing hydrogen with deuterium in amorphous silicon tends to slow the decay of photoconductivity. Recently, the hot electron degradation in a silicon metal-oxide-semiconductor field-effect transistor has also found to be greatly reduced by passivating the siliconsilicon dioxide interface using deuterium instead of hydrogen. 8 Sugiyama et al. 9 have demonstrated that a deuterated amorphous silicon (a-Si:D) solar cell is more stable than an a-Si:H one under normal operation. Besides, Wei et al. 10 have demonstrated that the stability of an amorphous TFT is improved by using a-Si:D instead of a-Si:H as the active layer. Wei et al. 11 and Shih 12 have proposed the mechanism responsible for the improvement of the film stability. However, the distribution of defect states after bias stress is less clear. Chen et al. 13 have proposed a gated-fourprobe a-Si:H TFT structure which allows the determination of the intrinsic performance of an a-Si:H TFT without any influence from source and drain series resistances. Chiang et al. 14 have demonstrated a Schottky-contact gated-fourprobe a-Si:H TFT structure which can be used to study both electron and hole conduction characteristics before and after bias stress.
In this article, both a-Si:H and a-Si:D TFT's are prepared by using modified Schottky-contact gated-four-probe structure which provides a study of both electron and hole conduction characteristics before and after bias stress without influence from source and drain series resistances. In the modified Schottky-contact gated-four-probe TFT structure, both source and drain contacts consist of the ohmic and Schottky regions. When the device is operated in the accumulation mode ͑positive gate bias͒, the source and drain ohmic contact regions allow the electron current to pass through, but when operated in depletion mode ͑negative gate bias͒, the hole current tends to flow through the Schottky contact regions. There are two additional probes placed between the source and drain electrodes to perceive the voltage difference along the active channel. The channels were made either of a-Si:H or a-Si:D, their current-voltage (I -V) characteristics were compared to find out the defect distribution after bias stress. Figure 1 shows the device structure of a modified Schottky-contact gated-four-probe a-Si:H͑D) TFT. First, a 75 nm thick Cr was electron-beam evaporated on 7059 glass. After being patterned and wet etched, 300 nm thick undoped a-SiN X :H or a-SiN X :D layer was then deposited on Cr by plasma-enhanced chemical vapor deposition, followed by the 50 nm thick undoped a-Si:H or a-Si:D layer, finally, a 10 nm thick a-Si:H or a-Si:D layer doped with 5000 ppm PH 3 was deposited. The substrate temperature, rf power density, and chamber pressure during deposition were 250°C, 0.11 W/cm 2 , 0.45 Torr, respectively. The gas flow rates for a-SiN X :H deposition were 1 (SiH 4 ) and 19 (NH 3 ) sccm, for a-SiN X :D were 1 (SiD 4 ) and 19 (ND 3 ) sccm, for undoped a-Si:H layer were 2 (H 2 ) and 5 (SiH 4 ) sccm, for an undoped a-Si:D layer were 2 (D 2 ) and 5 (SiD 4 ) sccm, for n-type doped a-Si:H layer were 0.8 (H 2 ), 5 (SiH 4 ), and 1.2 (PH 3 ) sccm and for n-type doped a-Si:D layer deposition were 0.8 ͑D 2 ͒, 5 ͑SiD 4 ͒, and 1.2 ͑PH 3 ͒ sccm, respectively. The sample was then patterned and reactive ion etched, followed by the thermal evaporation of 200 nm thick Al͑Si͒. Finally, the Al͑Si͒ was patterned and wet etched to define the source, drain, and probe A and B regions. The active channel length ͑L͒ and space between probe A and B (LЈ) are 40 and 20 m, respectively. The Schottky-contact region of the source, drain, and probes A and B are all 2.5 m wide. There is an overlap of the 5 m wide ohmic contact region between the source, drain, and gate electrodes.
II. EXPERIMENT
The electrical characteristics of a Schottky-contact gatedfour-probe a-Si:H͑D) TFT was measured using HP 4156A. First, the I -V characteristics, transfer curves, and the device parameters, GϭI DS /(V A ϪV B )
and 14 were measured before bias stressing. Second, dura͒ Electronic mail: sclee@cc.ee.ntu.edu.tw ing bias stressing, constant gate voltage was applied to the TFT for 200 s. The source, drain, and probes A and B were all set to ground to assure a uniform vertical electrical-field distribution along the channel during bias stressing. Third, the bias stress was stopped, and the drain current and the voltages of the extra two terminals were measured at constant gate bias with different drain voltages. Fourth, the same bias stress condition and measurements were repeated up to 10 000 s.
III. THEORY
In the charge control model 15 for an a-Si:H͑D) TFT performance, the concentration of free carriers, n f , induced in the conduction channel is given by
where C i is the geometrical capacitance of the gate insulator, V G is the applied gate bias, V T is the effective threshold voltage, V C (x) is the channel potential, and q is the electronic charge. The dependence of the charge in the depletion layer on the channel surface potential has been neglected in this approximation. Based on the gradual channel approximation, the drain current then can be expressed as
where W is the channel width and FE is the field-effect mobility. Equation ͑2͒ can be rewritten as
A modified Schottky-contact gated-four-probe structure shown in Thus, what we measure is the real bulk potential at XϭX A and XϭX B without distortion. Besides, the width of probes A and B should be as narrow as possible to avoid the influence of these probes on the electrical field inside the conducting channel. Also, the metal on the source/drain region reaches out to touch the channel forming Schottky contacts again. This design is used to improve the hole conduction during inversion.
To exclude the effect of source/drain series resistances, Eq. ͑3͒ is integrated from XϭX A to XϭX B . It yields
where V A and V B are the probe potential at XϭX A and X ϭX B , respectively. This equation can be rewritten as
where
where GЈ(ϭI DS LЈ/W⌬V) is the effective normalized channel conductance.
In experiments, for a fixed applied gate voltage (V G ), the channel conductance ͑G͒ between probes A and B and the effective gate bias voltage (V G eff ) can be given by
IV. RESULTS AND DISCUSSION
A Schottky-contact gated-four-probe a-Si:H͑D) TFT was fabricated. Figures 2͑a͒ and 2͑b͒ show the drain current I DS versus drain voltage V DS characteristics and square root of I DS versus gate bias V GS plot of an a-Si:H TFT, respectively. Figures 3͑a͒ and 3͑b͒ display the similar plot for an a-Si:D TFT. The on-off ratio of an a-Si:H TFT is about a factor of 6 and the threshold voltage for electrons and holes is 8.6 and Ϫ27 V, respectively. The field-effect mobility for electrons and holes is 0.44 and 3.3ϫ10
Ϫ5 cm 2 /V s, respectively. The on-off ratio of an a-Si:D TFT is over a factor of 6. The threshold voltage for electrons and holes is 6.0 and Ϫ28 V, respectively, and the field-effect mobility for electrons and holes is 0.50 and 6.1ϫ10
Ϫ4 cm 2 /V s, respectively. Figures 4͑a͒ and 4͑b͒ show the characteristic curves of the channel conductivity ͑G͒ versus effective gate voltage (V G eff ) of a Schottky-contact gated-four-probe a-Si:H TFT before and after bias stress for 10 and 20 V, respectively. The right-hand side branch of the G -V G eff characteristic curve represents the electron current, whereas the left-hand side one shows the characteristics of the hole current. The subthreshold slopes for electrons (S E ) and holes (S H ) are 1.3 and 4.7 voltage per decade ͑V/dec͒, respectively, before stress, S E and S H change to 1.4 and 5.2 V/dec, respectively, after 10 000 s bias stress at 10 V. The threshold voltage shift for electrons (⌬V TE ) and for holes (⌬V TH ) is 0.22 and Ϫ1.1 V, respectively. An increase in ⌬V TE accompanying with decrease in ⌬V TH indicates that the interface state creation dominates the instability of devices, whereas decreases in both ⌬V TE and ⌬V TH with subthreshold swing indicate charge trapping in the a-SiN X :H layer at or near the a-Si:H/a-SiN X :H interface dominates the instability. The increase in subthreshold slope for hole current can be explained by an increase in the density of states ͑DOS͒ near the valence band mobility edge, as well the increase in S E indicates an increase in DOS near the conduction band mobility edge. Charge density trapping in the a-SiN X :H layer at or near the a-Si:H/a-SiN X :H interface (n t ) could be calculated through n t ϭC i (⌬V TE ϩ⌬V TH )/2q, 16 with C i presenting the insulator capacitance per unit area, in our case, it is 2.2 ϫ10 Ϫ8 F/cm 2 . Average n t of 6.1ϫ10 10 /cm 2 are trapped in the insulator after 10 000 s bias at 10 V. By using S ϭkT ln 10/q(1ϩq 2 N SS /C i ϩͱq 2 ⑀ Si N ds /C i ), [17] [18] [19] where C i , ⑀ Si , and q represent the insulator capacitance per unit area, the silicon dielectric constant, and absolute value of the electron charge, one gets the defect density in the conducting channel of an a-Si TFT, n ds ϭN ds ϫE G , through subthreshold ͑S͒, interface trapped defect density, n t ϭN SS ϫE G , and optical gap of a-Si:H͑D) E G , 1.7 eV. Since S E and S H change from 1.3 to 1.4 V/dec and 4.7 to 5.2 V/dec, respectively, after a 10 000 s bias stress at 10 V, the DOS increases from 3.31ϫ10 18 to 3.87ϫ10 18 /cm 3 and 4.72ϫ10 19 to 5.79 ϫ10 19 /cm 3 near the conduction and valence band mobility edge, respectively. In Fig. 4͑b͒ , the ⌬V TE and ⌬V TH are 1.9 and Ϫ7.5 V after 10 000 s bias stress at 20 V, respectively. The S E value changes slightly from 1.3 to 1.4 V/dec and 5.0 to 6.2 V/dec for the S H value. Increase in S E and S H value of G -V G eff curve could be associated with increases in the DOS of 5.3ϫ10 17 Figures 5͑a͒ and 5͑b͒ show the G -V G eff characteristic curves of a Schottky-contact gated-four-probe a-Si:D TFT before and after bias stress for 10 and 20 V, respectively. In Fig. 5͑a͒ , the ⌬V TE and ⌬V TH values after 10 000 s bias stress are 0.06 and Ϫ3.7 V, respectively. A small increase of the S E value from 1.0 to 1.05 V/dec is observed and the S H value increases slightly from 3.3 to 3.33 V/dec. The increase in the S H and S E values could indicate the increase of the DOS with a density of 4.2ϫ10 17 Fig. 4͑a͒ indicates that the probability of generating the DOS near the lower part of mobility gap of a-Si:D is smaller, that is consistent with what we reported before.
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On the other hand, in Fig. 5͑b͒ , changes in the S E and the S H values after 10 000 s bias stress can be observed from 0.8 to 1.1 V/dec and 2.7 to 2.75 V/dec, respectively. The ⌬V TE and ⌬V TH values are 1.6 and Ϫ5.5 V, respectively. The increase in S E and S H values could be associated with an increase of the DOS with a density of 1.1ϫ10 18 and 5.7 ϫ10 17 /cm 3 near the conduction and valence band mobility edge, respectively. And, the shift of threshold voltage could indicate the electron density of 2.7ϫ10 Comparing Figs. 4͑b͒ and 5͑b͒, it is concluded that the reason why the stability is improved when hydrogen is replaced by deuterium after 20 V bias stress comes mainly from a decrease in the generation of the DOS in the lower part of mobility gap of a-Si:D. Moreover, the results in Figs. 4͑a͒ and 5͑a͒ indicate that extra DOS's are generated in both higher and lower part of mobility gap after 10 V bias stress, however, the generation of the DOS in an a-Si:D TFT is less. Figures 6͑a͒ and 6͑b͒ show the G -V G eff characteristics of a Schottky-contact gated-four-probe a-Si:H TFT before and after bias stress after Ϫ10 and Ϫ20 V, respectively. The S E value increases from 1.3 to 1.6 V/dec and the S H value changes from 4.9 to 5.7 V/dec after 10 000 s bias stress as shown in Fig. 6͑a͒ . There is also an observable increase in the S E and S H values from 1.3 to 1.4 V/dec and 4.8 to 6.4 V/dec, respectively, as shown in Fig. 6͑b͒ . The ⌬V TE and ⌬V TH are Ϫ0.73 and Ϫ0.81 V after 10 000 s Ϫ10 V bias stress, respectively, and are Ϫ0.85 and Ϫ2.9 V after 10 000 s Ϫ20 V bias stress, respectively. The decrease in both ⌬V TE and ⌬V TH indicate the trapping of positive charges with density 1.1ϫ10 11 and 2.6ϫ10 11 /cm 2 in the a-SiN X :H layer at or near the a-Si:H/a-SiN X :H interface after 10 000 s bias stress at Ϫ10 and Ϫ20 V, respectively. Increases in the S E and the S H values are also observed, which indicate an increase in the DOS near both the conduction and valence band mobility edges. The DOS near the conduction band mobility edge increases with a density 1.8ϫ10 18 and 5.4 ϫ10 17 /cm 3 after Ϫ10 and Ϫ20 V bias stress, respectively, /cm 2 , respectively. There is also an observable increase in subthreshold value S H indicating an increase of the DOS with a density 6.3ϫ10 17 /cm 3 near the valence band mobility edge after Ϫ20 V bias stress and an increase in the DOS with a density of 1.7ϫ10 18 and 1.3 ϫ10 18 /cm 3 near the conduction band mobility edge after Ϫ10 and Ϫ20 V bias stress, respectively. Comparing Figs. 6 and 7, it is concluded that replacing hydrogen by deuterium in active layer of a TFT device could improve the stability for Ϫ10 V and Ϫ20 V bias stress due to first reducing the DOS at the lower part of the mobility gap and second, diminishing the probability of generating the DOS near the valence band mobility edge.
Figures 8͑a͒ and 8͑b͒ show the ⌬V TE of the Schottkycontact gated-four-probe a-Si:H͑D) TFT as a function of bias stress time. It is observed that the ⌬V TE of an a-Si:H TFT follows a power-law time dependence after ϩ20, Ϫ20, and Ϫ10 V bias stress as shown in Figs. 8͑a͒ and 8͑b͒ , which is consistent with what Powell et al. 22 have proposed. The same phenomenon is also observed in an a-Si:D TFT. It is concluded that the threshold voltage shift for electrons in both a-Si:H and a-Si:D TFT's exhibits a power-law time dependence after ϩ20, Ϫ20, and Ϫ10 V bias stress. It is observed in Fig. 8 
V. CONCLUSIONS
It is concluded that the interface state creation, not charge injection into the insulator, dominates the instability of an a-Si:H TFT after 10 and 20 V bias stress and the threshold voltage shift for electrons shows a power-law time dependence during 20 V bias stress. There is an increase in the DOS near the valence and conduction band mobility edge after both 10 and 20 V bias stress. Compared to a-Si:H, less the DOS is generated in the lower and upper part of mobility gap of a-Si:D after 10 V bias stress, and there is an increase of the DOS near the conduction band edge and less DOS near the valence band edge in active layer of an a-Si:D TFT after 20 V bias stress. The threshold voltage shift for electrons of an a-Si:D TFT also exhibits power-law time dependence as do a-Si:H TFT's after 20 V bias stress.
These results show that the mechanism responsible for the improvement of stability when using deuterium instead of hydrogen after 10 and 20 V bias stress is first the decrease in the DOS in the lower part of mobility gap of a-Si:D, and second, diminishing the probability of generating the DOS in the lower part of mobility gap of a-Si:D.
The trapping of positive charges in the a-SiN X :H layer at or near the a-Si:H/a-SiN X :H interface dominates the instability of an a-Si:H TFT after Ϫ10 and Ϫ20 V bias stress. There is also an increase in the DOS in both the upper and lower part of the mobility gap of a-Si:H. The trapping of positive charges dominates the instability of an a-Si:D TFT in the same condition. It is observed that the DOS in the lower part of the mobility gap of a-Si:D does not change after Ϫ10 V bias stress but slightly increases after Ϫ20 V bias stress. The DOS in the upper part of the mobility gap of a-Si:D increases after both Ϫ10 and Ϫ20 V bias stress. The threshold voltage shift for electrons of both a-Si:H and a-Si:D TFT's exhibits power-law time dependence for Ϫ10 and Ϫ20 V bias stress.
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